

# **CONTENT**

## **1. EXPERIMENT 1**

### **Presentation of the laboratory platform**

1. The purpose of the laboratory assignment .....	9
2. Theoretical aspects .....	9
2.1. Description of the laboratory platform.....	9
2.1.1. Description of the multifunctional platform .....	9
2.1.1.1. Description of the power supply unit.....	11
2.1.1.2. Description of the block of automatic clock generators ....	11
2.1.1.3. Description of the automatic clock formers block.....	13
2.1.1.4. Description of the block of manual beat generators .....	14
2.1.1.5. Description of the block of frequency dividers .....	15
2.1.1.6. Description of the block of free pins .....	16
2.1.1.7. Description of the key block.....	17
2.1.1.8. Description of the parallel data entry block.....	17
2.1.1.9. Description of the signaling block .....	18
2.1.1.10. Description of the 7-segment display block .....	18
2.1.2. Description of the mounting platform.....	19
3. Procedure of work progress .....	19
3.1. Power block testing.....	19
3.2. Testing the block of automatic clock generators .....	20
3.3. Testing the automatic clock formers block .....	20
3.4. Manual clock former block testing .....	21
3.5. Frequency divider block testing .....	21
3.6. Testing the block with free pins .....	22
3.7. Testing the key pad block .....	22
3.8. Testing the parallel input block.....	22
3.9. Testing the signaling block .....	22
3.10. Testing the 7-segment display block.....	22
3.11. Procedure .....	23

## **2. EXPERIMENT 2**

### **The analysis and synthesis of combinational logic circuits**

1. Theoretical aspects .....	24
2. Procedure of work progress .....	28
3. The content of the report.....	28

## **3. EXPERIMENT 3**

### **The even/odd parity detector**

1. Theoretical aspects .....	29
2. Procedure of work progress .....	35
3. The content of the report.....	36

## **4. EXPERIMENT 4**

### **Code Converter**

1. Theoretical aspects .....	37
2. Procedure of work progress .....	42
2.1. "Natural Binary Code" - "Gray" cod converter study.....	42
2.2. "Gray - natural binary" code converter study .....	43
3. The content of the report.....	43

## **5. EXPERIMENT 5**

### **Digital comparators**

1. Theoretical aspects .....	44
2. Procedure of work progress .....	50
2.1. Implementation of 1-bit comparator .....	50
2.2. Study of the 4-bit comparator .....	50
2.3. Study of the 8-bit comparator .....	50
3. The content of the report.....	51

## **6. EXPERIMENT 6**

### **Adders**

1. Theoretical aspects .....	52
2. Procedure of work progress .....	58
2.1. Study of the half-adder.....	58
2.2. Study of 1-bit full adder .....	58
2.3. Study of the 4-bit full adder .....	58
3. The content of the report.....	59

## **7. EXPERIMENT 7**

### **Study of a data transmission system**

#### **Part I: The multiplexer**

1. Theoretical aspects .....	60
2. Procedure of work progress .....	65
3. The content of the report.....	65

#### **Study of a data transmission system**

#### **Part II: The demultiplexer**

1. Theoretical aspects .....	66
2. Procedure of work progress .....	70
3. The content of the report.....	71

## **8. EXPERIMENT 8**

### **Address decoders and coders**

1. Theoretical aspects .....	72
2. Procedure of work progress .....	81
2.1. Study of the address decoder .....	81
2.2. Study of the address coder .....	82
2.3. Study of the address coder-decoder assembly .....	82
3. The content of the report.....	82

## **9. EXPERIMENT 9**

### **BCD-Decimal decoders and BCD-7 Segments**

1. Theoretical aspects .....	83
2. Procedure of work progress .....	87
3. The content of the report .....	87

## **10. EXPERIMENT 10**

### **Latches and Flip-Flop**

1. Theoretical aspects .....	88
1.1. RS Latches .....	88
1.1.1. Asynchronous RS Latches .....	88
1.1.2. Synchronous RS flip-flop.....	91
1.1.3. “Master-Slave” RS flip-flop.....	93
1.1.4. D latch .....	94
1.1.5. JK flip-flop.....	95
1.1.5.1. Synchronous CBB-JK.....	95
1.1.5.2. JK flip-flop Master Slave .....	96
2. Procedure of work progress .....	96
2.1. Study of the asynchronous RS-Latches, NOR/NAND variant .....	96
2.2. Study of the synchronous RS flip-flop, NAND&NOR variant.....	96
2.3. Study of the “Master-Slave” RS flip-flop .....	96
2.4. Study of the “Master-Slave” JK flip-flop .....	97
2.5. Study of the synchronous D <i>flip-flop</i> ,.....	97
3. The content of the report .....	97

## **11. EXPERIMENT 11**

### **Registers**

1. Theoretical aspects .....	98
2. Procedure of work progress .....	107
2.1. The study of the parallel register regime .....	107
2.2. The study of the series shift register .....	108
2.3. The study of the parallel-serial register (converter).....	108
2.4. The study of the series-parallel register (converter) .....	108
3. The content of the report .....	108
Annex .....	109
Bibliography.....	113